Skip to Main Content
IBM Power Ideas Portal


This portal is to open public enhancement requests against IBM Power Systems products, including IBM i. To view all of your ideas submitted to IBM, create and manage groups of Ideas, or create an idea explicitly set to be either visible by all (public) or visible only to you and IBM (private), use the IBM Unified Ideas Portal (https://ideas.ibm.com).


Shape the future of IBM!

We invite you to shape the future of IBM, including product roadmaps, by submitting ideas that matter to you the most. Here's how it works:

Search existing ideas

Start by searching and reviewing ideas and requests to enhance a product or service. Take a look at ideas others have posted, and add a comment, vote, or subscribe to updates on them if they matter to you. If you can't find what you are looking for,

Post your ideas
  1. Post an idea.

  2. Get feedback from the IBM team and other customers to refine your idea.

  3. Follow the idea through the IBM Ideas process.


Specific links you will want to bookmark for future use

Welcome to the IBM Ideas Portal (https://www.ibm.com/ideas) - Use this site to find out additional information and details about the IBM Ideas process and statuses.

IBM Unified Ideas Portal (https://ideas.ibm.com) - Use this site to view all of your ideas, create new ideas for any IBM product, or search for ideas across all of IBM.

ideasibm@us.ibm.com - Use this email to suggest enhancements to the Ideas process or request help from IBM for submitting your Ideas.

Status Not under consideration
Workspace AIX
Created by Guest
Created on Aug 16, 2018

AIX kernel change to batch memory pool rebalance for DLPAR vCPU adds/removes

Today for every 8 logical CPUs, the memory pools are being rebalanced. There is serialization if the lpar is a shared processor lpar, such that rebalancing can cause a CPU add/delete operation to wait until the rebalancing is completed.

This can be significant (minutes per VCPU) on very large systems (like our 192 way 880) which is not acceptable for automated DLPAR operations.

RFE to change AIX kernel to have option to not do rebalancing until all the CPUs have been deleted or do the rebalancing first, and then add all the CPUs.

Idea priority Urgent
  • Guest
    Reply
    |
    Nov 29, 2018

    The issue reported in this RFE was caused by other software in the environment that resulting in DLPAR operations being delayed. This RFE is being closed with agreement of the customer.

    AIX is continually making improvements in the memory pool re-balancing algorithms including recent scaling improvements.